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(57) ABSTRACT 
A leakage compensated snapshot imager provides a number 
of different aspects to prevent smear and other problems in 
a snapshot imager. The area where the imager is formed may 
be biased in a way that prevents photo carriers including 
electrons and holes from reaching a storage area. In addition, 
a number of different aspects may improve the efficiency. 
The capacitance per unit area of the storage area may be one, 
two or more orders of magnitude greater than the capaci- 
tance per-unit area of the photodiode. In addition, a ratio 
between photodiode capacitance and storage area capaci- 
tance is maintained larger than 0.7. 
15 Claims, 2 Drawing Sheets 
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VARIABLE ELECTRONIC SHUTTER IN 
CMOS IMAGER WITH IMPROVED ANTI 
SMEARING TECHNIQUES 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application claims priority from application Ser. No. 
U.S. Government may have certain rights in this invention 
601210,295, filed Jun. 8 ,  2000. 
pursuant to Nasa contract number NAS7-1407. 
BACKGROUND OF INVENTION 
Electronically shuttered imagers have been implemented 
using various image sensor technologies. For example, 
interline transfer charge coupled devices, CMOS active 
pixels, and pinned photodiode active pixels have been used 
for forming electronically shuttered imagers. 
Many of these imagers may suffer from interframe smear 
and motion artifacts. 
In addition, it may be desirable to provide the ability to 
program exposure time of such a device. The programma- 
bility may be programmable down to a level of a fraction of 
the frame readout time. This may operate to faithfully 
reproduce fast motion such as in sports photography. 
SUMMARY OF INVENTION 
The present application teaches a CMOS photodiode 
imager that provides snapshot imaging with electronic shut- 
ting and that may avoid smearing. 
In an embodiment, all pixel values may be stored 
simultaneously, and the image is obtained by reading these 
out row by row. A special pixel cell redesign may take into 
account the causes of previous interframe smearing and 
motion artifacts. 
In an embodiment, optical and diffusion shields for the in 
pixel storage part are provided. These shields may prevent 
leakage of charge from other areas into the in pixel storage 
part. 
In addition, the effective photodiode and storage capaci- 
tance may be optimized in order to improve signal swing and 
lower the noise. The optimization may be carried out accord- 
ing to a ratio of optimum relationships between device 
capacitances. The disclosed pixel architecture may allow the 
in pixel capacitor to be implemented with a minimal impact 
on the fill factor. 
Advantages may include high fidelity and reduction of 
motion-related artifact, reduced leakage into the in pixel 
memory, thus minimizing the smearing effect during 
imaging, programmable exposure time independent of frame 
readout time, and high quantum efficiency imaging. In 
addition, this system may produce a low noise output. 
An aspect defines smear-free snapshot imaging is 
obtained while maintaining high quantum efficiency and low 
noise. This may be due to the use of a storage capacitor with 
much higher per-unit capacitance. 
BRIEF DESCRIPTION OF DRAWINGS 
These and other aspects will now be described in detail 
FIG. 1 shows a pixel array including a detailed diagram 
FIG. 2 shows a cross section of layers forming a photo- 
FIG. 3 shows a ratio graph for the values of a. 
with reference to the accompanying drawings, wherein: 
of a single pixel; 
diode; and 
2 
DETAILED DESCRIPTION 
Imaging sensors with in pixel memories are known. 
However, the present inventors realize that the interframe 
smear and motion artifact may be due, at least partly, to 
seepage of charge from other areas, into the in-pixel 
memory. The charge may include charge that is left over 
from other exposure times, for example. 
For example, if there is a 5 percent leakage into the 
10 memory part of the chip, there is a 20:l ratio between frame 
readout time and exposure time. This may result in a 50 
percent unwanted signal. This can correspondingly cause 
image smear. To the extent that the unwanted signal is 
representative of other exposure times, it may also introduce 
A snapshot imager is shown in FIG. 1. The basic embodi- 
ment includes an array of photoreceptors. A single photo- 
receptor 100 is shown, with the rest of the array being shown 
generically as 150. 
Photoreceptor 100 is shown in a circuit with a pixel 
amplifier 110. In the embodiment, the photoreceptor 100 
may be a photodiode. Astorage capacitance 115 is placed in 
parallel with the photoreceptor 100. The storage capacitance 
25 115 may act as both a frame buffer memory, and as the 
sensing node. 
The photodiode 100 is held in reset by closing the reset 
switch 118, to connect the photodiode to the reset voltage 
120. The photodiode 100 operates to convert incoming 
30 photons to electrons (photoelectrons) for a specified amount 
of exposure time. The exposure time is defined by the length 
of the interval during which the reset signal is held in reset. 
The storage capacitance is analogously reset by closing 
the reset switch 125. In an embodiment, the storage capaci- 
tance 115 may be reset after the exposure, by pulsing the 
switch 125 into its closed position. After that, charge from 
the photodiode 100 may be simultaneously transferred into 
the storage capacitance by pulsing the “share” switch 130. 
The charge may be simultaneously transferred from all 
the different photoreceptors of the array, into all of the 
different storage capacitances 115 in all of the pixels 150 in 
the array. Since all of the photoreceptors are sampled at the 
same time, a snapshot of the entire array is taken at this one 
45 time. The charge may be read out row by row, but the charge 
that is read out is all representative of a single-time snapshot 
image. 
The exposure time may be varied independently by 
choosing the duration during which the reset level 118 is 
Once the charge from the photodiode has been transferred 
into the capacitance 115 is complete, the photodiode may be 
reset and then begin a new frame exposure. Values stored on 
55 the in pixel frame memory are again scanned and out row at 
a time just as would occur in a conventional CMOS image 
sensor. 
Anumber of issues are considered in a snapshot imager of 
this type. It is desirable to vary the exposure time which, as 
60 described above, is possible in the FIG. 1 circuit. In addition, 
smear has occurred in such circuits, which the present 
inventors believes is due to charge leakage into the capacitor 
115. At least part of this leakage is from image acquisitions 
from previous integration times. The leakage may result 
65 from an unwanted collection of photoelectrons via lateral 
diffusion from the photodiode 100. The duration of the 
unwanted collection may vary depending on the row readout 
15 motion artifact. 
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time. The maximum time may be one frame readout dura- 
tion. However, a 5 percent leakage may lead to an intolerable 
50 percent smear. In addition, extra pixel circuit elements 
and the in pixel storage, may take up real estate on the chip, 
and hence reduce the quantum efficiency of the system. Read 
noise may also be a problem. 
A special pixel architecture is described herein that 
addresses these issues and may improve the pixel efficiency. 
The pixel architecture as described herein may produce a 
barrier field, e.g., based on electrical potentials, around the 
pixel storage area. The barrier field may prevent or discour- 
age photoelectrons from the adjoining areas, e.g., the sub- 
strate and photodiode, from entering the pixel storage area. 
In an embodiment, capacitor 115 may be implemented 
with a per-unit-area-capacitance that may be many orders of 
magnitude higher the capacitance per unit area for the 
photodiode 100, e.g., it may be 2 orders of magnitude higher. 
This may enable reduction of the storage capacitance size, 
and reduce noise. In addition, there may be minimal if any 
effect on the fill factor. For similar reasons, the quantum 
efficiency may be improved. This pixel architecture may 
also allow photodiode implementation with a high collection 
efficiency in order to improve quantum efficiency. 
The pixel architecture is represented by the cross-section 
shown in FIG. 2. A twin well process with a lightly doped 
epitaxial layer is used. The twin well process includes an n 
well 200 and a P well 205. Both the N well 200 and the P 
well 205 are formed in a P type epitaxial substrate 210 
formed on the P++ substrate 215. The P well 200 acts as a 
photodiode. A storage capacitance 222 may be implemented 
in the P well 205. The storage capacitance may be imple- 
mented as a diffusion capacitance or as a gate capacitance. 
A transfer gate 200 is provided between the photodiode 218 
and the storage capacitance 222. The transfer gate 220 may 
be driven by the share switch 130 in FIG. 1. Both the 
photodiode 218 and the storage capacitance to hundred 222 
may be implemented as n++ regions within the wells. 
A metal shield 230 may be located over the storage node 
222, and may operate to maintain the integrity of stored 
photocharge in the storage node 222. In addition, a potential 
well may be introduced around the storage node 222. The 
storage node is located in the P. well 205, and this P. well 
may be held at ground potential. The other wells around the 
P. well, including the P. type epitaxial well 210, and the N 
well 200, may be biased above ground. Therefore, electrons 
generated in either of these wells may be prevented from 
reaching the storage node 222 by the potential barrier that is 
directed around the storage node. Moreover, the N++ area 
forming the storage node 222 within the P. well is effectively 
reverse biased. Because of this reverse bias, no holes will 
reach the storage node 222. The holes will rather be drained 
out through a P++ contact layer that is within the P. type well 
200. This effectively protects the storage node against cou- 
pling from the photodiode, and thus allows smearless imag- 
ing. 
The total capacitance of the photo site C, is defined by the 
sum of the capacitance of the photodiode, and the capaci- 
tance of the n++ region within the well. The doping of the 
epitaxial layer 210 may be very small. This may cause the 
diode capacitance C to be very small also, e.g. e1 fF. 
Therefore, the per-unit area capacitance for the capacitor 115 
may be much larger than the per-unit area capacitance for the 
photodiode, e.g., an order of magnitude larger, or two orders 
of magnitude larger. As such, the capacitor 115 may take up 
only a very small fraction of the area of the cell, and as such 
may have minimal effect on the fill factor of the device. 
The value of the photodiode capacitance is determined 
primarily by the capacitance of the n++ implant in the n well 
200 and the P well (to the left of the transfer gate). This 
allows the capacitance of the photodiode and the capacitance 
s of the capacitor to be changed over a relatively large range 
in order to optimize the noise without extensively affecting 
the imager's quantum efficiency. 
There may be an optimum value for the value C, the 
capacitance of the capacitor 115. This optimum value may 
10 be governed by read noise considerations. Read noise in a 
photodiode based snapshot type active pixel sensor is sub- 
stantially primarily governed by the noise at the pixel. This 
noise at the pixel may include both photodiode and storage 
capacitance reset noise as well as charge sharing noise cause 
15 during transfer of charge from the photodiode to the storage 
capacitance. 
If the charge of A% is accumulated on C, during one 
frame, and only a fraction of that charge is transferred to the 
in pixel frame storage capacitor C, after charge sharing, the 
2o amount of charge added to C, is given by: 
2s 
The conversion gain is defined as the potential change on 
the sensing or storage node due to the photocharges: 
30 
The sharing of signal between C, and C, may cause an 
attenuation in the desired signal. The charge handling capac- 
3s ity may be governed by the amount by which the photodiode 
can actually swing. If the total swing on the photodiode is 
defined by the value Vdiode, Man, then the charge handling 
capacity may be given by 
qd,max=cd'vdmde . m a  (3) 
Another issue is raised by read noise. If the noise added 
in the pixel source follower or in the other electronics of the 
image sensor is excluded, then read noise is basically from 
three sources. First, read noise may be caused from the reset 
4s noise at C, that is associated with resetting C,. Read noise 
is also caused from C, again with noise associated with 
resetting C,. The noise may also be caused by uncertainties 
created by charge sharing between C, and C,. This uncer- 
tainty may be considered as: 
40 
so 
(4) 
5s 
* . .  . = kTCd .  [I + ( $ ) - ( 2 +  E)]  
The inventors have plotted this function, which is shown 
60 as FIG. 3. It is observed that the noise increase over a 
conventional photodiode implementation may reach a mini- 
mum of around 3 at a value a=0.9. Furthermore, by incor- 
porating transistors, and the capacitance CP in the pixel, the 
fill factor may be reduced, thus lowering the responsivity of 
65 the pixel. When this is compared with an active pixel sensor 
with the same photodiode capacitance, the effective respon- 
sivity reduction is therefore: 
5 
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modifications are intended to be encompassed within the 
( 5 )  following claims, in which: 
What is claimed is: 
1. A photosensor element, comprising: 
[I + [ 5 j . (2  + . (1 + A .  u) 
where is a factor expressing the effect of fill factor loss. ' a photosensor, located to receive incoming light, and to 
create photo carriers based on said incoming light, said 
photosensor having a first capacitance per-unit area; 
and 
photosensor, and having a second capacitance per-unit 
area which is at least two orders of magnitude larger 
than the first capacitance per unit area of the photo- 
diode. 
2. An element as in claim 1, further comprising a con- 
trollable gate, coupled between said photosensor and said 
storage capacitance, which is selectively actuated to transfer 
a signal from said photosensor to said storage capacitance. 
3. An element as in claim 1, further comprising a light 
shield element, located to shield said storage capacitance 
against incoming light, 
4, ~n element as in claim 1, further comprising a reset 
If h is zero, then there is no impact on the fill factor. If h is 
1, then the effective frame storage capacitance or C, per-unit 
area is the same as that for the photodiode. FIG. 3 shows the 
different values, and shows how the effective response 
1. For small values of a, the gain loss due to charge sharing 
at the pixel may be significant and may lead to loss of 
responsivity. For values of a that are too large, the reset 
noise at C, becomes larger then the reset noise at CP during 1s 
the non snapshot mode of operation. The fill factor loss may 
also cause an additional response loss. Hence, or larger a, 
response reduction may increase. 
Another advantage is that, in spite of charge sharing, 
smear-free snapshot imaging is obtained without sacrificing 2o 
full-well. This is the case since full-well is determined not by 
the diode voltage swing, but by the swing of the pixel source 
follower. Since optimally the capacitance ratios are nearly 
reduction factor may be optimum when a is between 0.7 and a storage capacitance, coup1ed to said 
and since source-fo11ower swing is the stmcture, which operates to reset values in said photosensor 
is encoun- 2s and said storage capacitance, based on applied control swing Of the diode, no loss Of 
signals. 
5 .  An element as in claim one, wherein said photosensor 
has a capacitance C,, said storage capacitance has a capaci- 
tered. 
Another aspect obtains smear free snapshot imaging is 
obtained while eliminating spurious noise and image lag 
using a dummy pixel row, In addition to read noise 
signal dependent noise (spurious noise). Image lag and 30 said 
signal dependent noise arises due to variations in the reset 6. An element as in claim 5,  wherein said value a is >0.9. 
levels on the diode (C,) and the storage capacitance (C,). In 7. An 
general, when RST-C and RST-D are pulsed, capacitors c, tance per-unit area is at least ten times greater than said first 
and C, are charged to different values based on their initial 3s capacitance Per-unit area. 
conditions (e.g. the signal in the previous frame). In order to 8. An element as in claim 1, wherein said photosensor 
eliminate image lag and spurious noise, the pixel can be includes a photodiode. 
preset before reset. Presetting forces the initial conditions of 9. An element as in claim 8, further comprising a semi- 
all the pixels to be substantially identical, irrespective of conductor region forming an n well, holding said 
signal strengths in the previous frame, and hence eliminates 4o photodiode, and a second semiconductor region forming a P 
both spurious noise and image lag. well, holding said storage capacitance. 
The preset level is determined by the current flow in the 10. An element as in claim 9, further comprising a P type 
column bus (through the pixel source-follower). For snap- lightly doped epitaxial layer, underlying both said first 
shot imaging, the diode and storage capacitance is reset at semiconductor region and said second semiconductor 
different times. In fact, most often the diode capacitance is 4s region. 
reset without disturbing the storage capacitance. However, 11. An element as in claim 9, wherein said photodiode is 
only the storage capacitance, and not the diode capacitance formed as an N++region within said n well, and said storage 
is not directly connected to the pixel source follower. Hence, capacitance is formed as an N++region within said P well. 
this architecture poses problems for presetting the diode, 12. An element as in claim 11, further comprising a 
since presetting requires current flow in the source follower. so transfer gate, formed on the semiconductor substrate, and 
In our approach, this is circumvented by adding an addi- extending between the first N++region and the second 
tional dummy row of pixels which is activated every time a N++region. 
pixel diode (or all pixel diodes) are preset and reset. This 13. An element as in claim 9, further comprising a metal 
ensures that every diode and storage capacitance is always shield, formed over at least a portion of said P well and 
reset to the same potential, eliminating spurious noise and ss shielding said storage node against incoming light. 
image lag. In this scheme, elimination of these two effects is 14. An element as in claim 9, further comprising a bias 
accomplished without adding any hardware inside the pixel applied to said P well that prevents photo carriers from 
itself, thereby preserving high quantum efficiency. Hence, reaching said storage node. 
the pixel architecture is compatible with high quantum 15. An element as in claim 14, wherein said bias includes 
efficiency, minimum read noise, high linearity, and no or 6o grounding said P well, and holding said N well at a bias 
minimal image lag or spurious noise. 
minimization, an issue may be raised by image lag and tance c ~ ,  and a a is defined as c d c ~ ,  and wherein 
a is >0.7. 
as in 1, wherein said second 
above ground. 
Although only a few embodiments have been described in 
detail above, other modifications are possible. All such * * * * *  
